

Nano-Neurons for Artificial Intelligence


Julie Grollier¹

Nathan Leroux¹, Danijela Marković¹, Jérémie Laydevant¹, Dedalo Sanz Hernandez¹, Philippe Talatchian¹, Miguel Romera¹, Mathieu Riou¹, Jacob Torrejon¹, Flavio Abreu Araujo¹, Paolo Bortolotti¹, Juan Trastoy¹, Erwann Martin¹, Teodora Petrisor¹, Vincent Cros¹, Guru Khalsa², Mark Stiles², Sumito Tsunegi³, Kay Yakushiji³, Akio Fukushima³, Hitoshi Kubota³, Shinji Yuasa³, Ricardo Ferreira⁴, Alex Jenkins⁴, Leandro Martins⁴, Tifenn Hirtzlin⁵, Maxence Ernoult⁵,
Alice Mizrahi¹, Damien Querlioz⁵


¹CNRS/Thales, France ²NIST, USA ³AIST, Japan ⁴INL, Portugal ⁵C2N, France



THALES




Deep Neural networks run on unoptimized hardware




```
define('PSI_INTERNAL_XML', false);  
  
if (version_compare("5.2", PHP_VERSION, ">")) {  
    die("PHP 5.2 or greater is required!!!");  
}  
if (!extension_loaded("pcre")) {  
    die("phpSysInfo requires the pcre extension to php in order to work properly.");  
}  
  
require_once APP_ROOT.'/includes/autoloader.inc.php';  
  
// Load configuration  
require_once APP_ROOT.'/config.php';  
  
if (!defined('PSI_CONFIG_FILE') || !defined('PSI_DEBUG')) {  
    $tpl = new Template("/templates/html/error_config.html");  
    echo $tpl->fetch();  
    die();  
}
```

0011011

GPUs, TPUs, FPGAs



Current CMOS processors cannot run future AI




[Based on <https://nicsefc.ee.tsinghua.edu.cn/projects/neural-network-accelerator/>]

Training neural networks on current computers is extremely power inefficient

Digital computer:

CPUs, GPUs, TPUs, FPGAs




Operation	Energy consumption
Addition of data	1x
Access data (onchip cache)	60x
Access data (offchip RAM)	3500x

Pedram et al, IEEE Xplore (2017)

Training neural networks on current computers is extremely power inefficient


Digital computer:

CPUs, GPUs, TPUs, FPGAs




1000 kW.h to train a
Natural Language Processor

Brain : 20 W



6 years of brain operation


Orders of magnitude in energy can be saved by assembling physical synapses and neurons in neuromorphic chips



Nano
neurons

Nano-synapses

Nano
neurons




Hundred millions of neurons and synapses in a 1 cm² chip
→ Each device smaller than 1 μm²

CMOS neurons and synapses are complex circuits

- A transistor is nanoscale but it is just a switch
- CMOS does not provide memory (volatile)

CMOS neuron **10-100 μm**
CMOS synapse **10 μm**




Merolla et al, *Science* **345**, 668 (2014)
Davies et al, *IEEE Micro.* **38**, 82–99 (2018)



Brainscales 20 wafer machine. 4M neurons, 1B synapses

Transistors alone won't do the job: they should be complemented by emerging nanotechnologies




The power of novel nanotechnologies for AI

Novel nanotechnologies are monolithically integrated in major foundry process: they are commercially available and bring memory at the closest to compute

Spintronics


magnetic tunnel junctions



Intel: MRAM integrated into 22nm FinFET CMOS

Resistive-Switching


ReRAMs



CEA LETI: 130nm CMOS + HfO₂ RRAM

Bocquet, ..., Vianello, Portal, Querlioz, IEEE IEDM, 2018

Phase Change



ST microelectronics

Memristors

They are multifunctional: they can emulate many features of neurons and synapses

Filamentary switching


Phase-change

Optics

Ferroelectrics



Organics

Spintronics




Neurons are non-linear and synapses are valves with memory



- Brain**



D. Guan et al, J Neurophysiol. 113, 2014 (2015)




- Most neural networks today**



$$y = \sum w_i x_i$$


is called a Multiply and Accumulate (**MAC**) operation

State-of-the-art neural networks are deep:
they extract features layer by layer



Synapses and neurons should be densely interconnected



Cortex: 10^4 synapses / neurones = 10^4 wires/neurons




- Memristive neural nets
- Spintronics neural nets

Non-volatile memristors emulate synapses

Chua, IEEE Trans.
Circuit Theory (1971)




Filamentary switching




Yang et al.,
Nature Nano. (2013)

Phase change




Kuzum et al,
Nanotechnology (2013)


Ferroelectric





Chanthbouala et al,
Nature Mat. (2012)



Going deep: crossbar arrays of memristors physically implement the multiply and accumulate operation




~ 100 synapses per neuron



Lin et al, Nature Electronics 3, 225 (2020)


~10,000 synapses per neuron ?



Strukov and Williams, PNAS 106, 20155 (2009)

- Memristive neural nets
- Spintronics neural nets


Deep learning through RF communications?






Magnetic tunnel junctions can be used as radio-frequency neurons

Nanoscale, fast (GHz), non-linear and easily measurable

magnetic tunnel junction



compatible with CMOS




Same structure as magnetic memories

Step 1: Single junction



Due to its rich dynamics the nano-oscillator recognizes spoken digits with a success rate $> 99.6\%$

TI-46 database, 5 female speakers, cochlear pre-processing




J. Torrejon, M. Riou, F. Abreu Araujo et al, Nature 547, 428 (2017)

Step 2: RF communication between the two layers of a magnetic neural network




M. Romera, P. Talatchian et al, Nature 563, 230 (2018)

Step 3: connect layers of radio-frequency neurons with tunable synapses




- **Multiply-And-Accumulate (MAC)**



N. Leroux et al, Radio-Frequency Multiply-And-Accumulate Operations with Spintronic Synapses, arxiv:2011.07885

A magnetic tunnel junction can perform the multiplication operation on an RF signal




Output = Input * Weight


Input: **RF Power** received by MTJ

Output: **DC Voltage** across the MTJ


Weight is a **function of frequency mismatch** $W(f_{RF} - f_{res})$




We perform the MAC operation through frequency multiplexing




Frequency multiplexing make high density connectivity possible




Two magnetic tunnel junctions perform the MAC on RF signals





$$V_{th} = P_{RF}^1 \times W_1 (f_{RF}^1 - f_{res}^1) + P_{RF}^2 \times W_2 (f_{RF}^2 - f_{res}^2)$$



A simulated single synaptic layer perceptron recognizes digits database






- Simulations realized with *PyTorch*
- Analytical model for the spin-diodes



N. Leroux et al,
arxiv:2011.07885


Our goal is to design and build a deep neural network made of spintronic nano-synapses and nano-neurons with RF interconnexions



The downside of novel nanotechnologies for AI

Nanodevices are by essence noisy, imperfect and highly variable from device to device

Panorama of memristor synapse faults




Zhang et al, Nature Electronics 3, 371 (2020)

On-Chip Trainable 1.4M 6T2R PCM Synaptic Array with 1.6K Stochastic LIF Neurons for Spiking RBM


M. Ishii^{1*}, S. Kim^{2*}, S. Lewis³, A. Okazaki¹, J. Okazawa¹, M. Ito¹, M. Rasch³, W. Kim³, A. Nomura¹, U. Shin², K. Hosokawa¹, M. BrightSky³, and W. Haensch³

¹IBM Research – Tokyo, Japan, ²Seoul National University, South Korea, ³IBM Research, T.J. Watson Research Center, USA

*These authors contributed equally to this work, email: ishii@jp.ibm.com, sangbum.kim@snu.ac.kr




First fully integrated memristor/CMOS chip: only 92% on MNIST due to device variability



They are hardly compatible with the flagship training algorithm of deep neural networks: backpropagation of errors

Forward pass: inference



$$y_l = f(z_l)$$

$$z_l = \sum_{k \in H2} w_{kl} y_k$$

$$y_k = f(z_k)$$

$$z_k = \sum_{j \in H1} w_{jk} y_j$$

$$y_j = f(z_j)$$


$$z_j = \sum_{i \in \text{Input}} w_{ij} x_i$$

$$\Delta w = -\alpha \frac{\partial E}{\partial w}$$

$$\frac{\Delta w}{w} < 10^{-5}$$

Backward pass

Compare outputs with correct answer to get error derivatives






$$\frac{\partial E}{\partial y_k} = \sum_{l \in \text{out}} w_{kl} \frac{\partial E}{\partial z_l}$$


$$\frac{\partial E}{\partial z_k} = \frac{\partial E}{\partial y_k} \frac{\partial y_k}{\partial z_k}$$

$$\frac{\partial E}{\partial y_j} = \sum_{k \in H2} w_{jk} \frac{\partial E}{\partial z_k}$$

$$\frac{\partial E}{\partial z_j} = \frac{\partial E}{\partial y_j} \frac{\partial y_j}{\partial z_j}$$



Effective use of new devices requires working across the whole computational stack



Three main approaches

1- implement backpropagation *AI inspired*

2- make backpropagation more hardware-compatible (top-down)

3 - find new ways to perform hardware-compatible learning (bottom-up)

*Neuroscience
& AI inspired*

Three main approaches

1- implement backpropagation *AI inspired*

2- make backpropagation more hardware-compatible (top-down)

3 - find new ways to perform hardware-compatible learning (bottom-up)

*Neuroscience
& AI inspired*

Geoffrey Hinton
AI pioneer
Turing Prize





Stanford Seminar - Can the brain do back-propagation?

Can the brain do a form of backpropagation?

Backpropagation requires cumbersome external circuits and additional memories to store activations and gradients

Backward pass

Compare outputs with correct answer to get error derivatives




There are no external circuits, no additional memories in the brain: how are gradients computed, stored and applied to synapses ?

Learning through physics: networks that minimize their error at the same time as they minimize their energy

$$\frac{ds}{dt} = -\frac{\partial F}{\partial s}$$

$$F = E(s) + \beta C(y, \hat{y})$$

Cost function



$s \rightarrow$ neuron state

$\rho \rightarrow$ neuron rate = neuron output

B. Scellier &
Y. Bengio,
Front. Comput.
Neuroscience
04 May 2017

Learning rule:


$$\frac{dw_{ij}}{dt} = \dot{\rho}(s_i)\rho(s_j) + \dot{\rho}(s_j)\rho(s_i)$$

Learning through physics: networks that minimize their error at the same time as they minimize their energy

$$\frac{ds}{dt} = -\frac{\partial F}{\partial s}$$

$$F = E(s) + \beta C(y, \hat{y})$$

Cost function



$s \rightarrow$ neuron state

$\rho \rightarrow$ neuron rate = neuron output





B. Scellier &
Y. Bengio,
Front. Comput.
Neuroscience
04 May 2017

Learning rule:
$$\frac{dw_{ij}}{dt} = \dot{\rho}(s_i)\rho(s_j) + \dot{\rho}(s_j)\rho(s_i)$$

The EP learning rule is equivalent to Backpropagation

through time M Ernout, J Grollier, D Querlioz, Y Bengio, B Scellier, NeurIPS 2019

EqSpike is a spiking version of Equilibrium Propagation compatible with neuromorphic implementations






Bidirectional SNN (784 -300-10), 97.6% on MNIST (SOA for online-trained SNNs)

Towards intrinsic learning

Conclusion

Future high performance, low power AI requires emerging nanotechnologies and physics

GDR
BioComp



Effective use of new devices requires working across the whole computational stack

